10

15

20

25

30

35

WHAT IS CLAIMED IS,

- 1. A video apparatus comprising:
- a first circuit generating a first baseband analog video signal on a first output:
 - a second circuit at least connectable to the first output, for digitising the first baseband analog video signal and for processing and outputing a corresponding digital stream on a second output;

characterised in that

- the second output is at least connectable to a third circuit generating on a third output a second baseband analog video signal on the basis of the digital stream.
- 2. A video apparatus according to claim 1, wherein the first circuit is an analog recording and reproducing unit.
- 3. A video apparatus according to claim 2, wherein the second circuit and the third circuit are part of a digital recording and reproducing unit and wherein a path switch allows to connect selectively the second circuit to the analog recording and reproducing unit or to an analog source.
- 4. A video apparatus according to claim 3, wherein a digital switch allows direct connection between the second circuit and the third circuit.
- 5. A video apparatus according to claim 4, wherein the second circuit is a video decoder and wherein the third circuit is a video encoder.
- 6. A video apparatus according to claim 4, wherein the second circuit is a video decoder in series with a MPEG encoder and wherein the third circuit is a MPEG decoder in series with a video encoder.
- 7. A video apparatus according to claim 1, wherein the third output is connectable to an input of an analog recording and reproducing unit.
- 8. A video apparatus according to claim 7, wherein the second circuit and the third circuit are part of a digital recording and reproducing unit and

15

20

25

30

35

wherein a path switch selectively connects the third output or the first output to the input of the analog recording and reproducing unit.

- 9. A video apparatus according to claim 8, wherein a switch allows direct connection of the second circuit to the third circuit.
 - 10. A video apparatus according claim 7, wherein the first analog video signal is a CVBS signal, wherein the third analog video signal is a S-Video signal and wherein the analog recording and reproducing unit is a S-VHS analog unit.
 - 11. A video apparatus according to claim 10, wherein a first path switch and a second path switch selectively connect the third output or a S-Video connector to the input of the S-VHS analog unit.
 - 12. A video apparatus according to claim 1, wherein a multiplexer is interposed between the second circuit and the third circuit to allow direct connection between the second circuit and the third circuit.
 - 13. A video apparatus according to claim 12, wherein the multiplexer is connected to a digital source and to a medium interface and allows to connect independently the third circuit and the medium interface to the second circuit and the digital source.
 - 14. A video apparatus according to claim 13, wherein the multiplexer comprises :
 - a first switch with an input connected to the second circuit, an input connected to the digital source and an output connected to the medium interface and
 - a second switch with an input connected to the second circuit, an input connected to the digital source, an input connected to the medium interface and an output connected to the third circuit.
 - 15. A video apparatus according to claim 14, wherein an input of the first switch and an input of the second switch is connected to a digital video source via a transcoder.

10

15

20

25

30

35

- 16. A process for the reproduction in a video apparatus according to claim 3 of a video signal recorded on a tape according to an analog standard, including the step of processing the video signal through the digital unit.
- 17. A process for recording a video signal on a tape according to an analog standard in a video apparatus according to claim 8, including the step of processing the video signal through the digital unit.
- 18. A process according to claim 16 or 17, further including the step of reading signal processing parameters in a memory of the video apparatus which content can be changed by the user.
- 19. A process for controlling a micro-processor of a video apparatus according to claim 1, wherein the first baseband analog video signal is realised according to a first norm, comprising the steps of :
- instructing said third circuit to generate the second baseband analog video signal according to a second norm which is different from said first norm.

20. A process for controlling a micro-processor of a video apparatus according to claim 1, comprising the steps of :

- instructing an on-screen display processor to display a menu;
- waiting for an information from the user;
- storing said information in a memory;
- transmitting said information to the second circuit or to the third circuit as a parameter for signal processing.
- 21. A process for controlling a micro-processor of a video apparatus according to claim 3 or 8, comprising the steps of :
 - instructing an on-screen display processor to display a menu;
 - waiting for an information from the user;
 - storing said information in a memory;
 - controlling the path switch depending on said information.
 - 22. A video cassette recorder with:

10

15

20

25

30

35

- an analog recording and reproducing unit having an output for a first baseband analog video signal;
- a digital recording and reproducing unit having an input for a second baseband analog video signal and digital processing means generating on an output of said digital unit a third baseband analog video signal;

characterised by

- a path switch allowing connection of the output of the analog unit to the input of the digital unit.
- 23. A process for controlling a video cassette recorder according to claim 22 including the step of :
 - instructing the digital processing means to generate a still picture.
- 24. A process for controlling a video cassette recorder according to claim 22, wherein the video cassette recorder comprises a drum unit notably able to drive a tape into motion, including the successive steps of :
 - instructing the digital processing means to generate a still picture;
 - instructing the drum unit to stop the tape motion.
- 25. A process according to claim 23, wherein the video cassette recorder comprises a micro-processor, wherein the step of instructing the digital processing means to generate a still picture takes place immediately when a pause signal is received by the micro-processor.
- 26. A process according to claim 23, wherein the video cassette recorder comprises a micro-processor, wherein the digital processing means comprises a video encoder and wherein the step of instructing the digital processing means to generate a still picture is realised by an instruction from the micro-processor to the video encoder.
- 27. A process according to claim 23, wherein the video cassette recorder comprises a micro-processor, wherein the digital processing means comprises a MPEG decoder and wherein the step of instructing the digital processing means to generate a still picture is realised by an instruction from the micro-processor to the MPEG decoder.

10

15

- 28. A process for controlling a video cassette recorder according to claim 22, wherein the video cassette recorder further comprises a monitor switch to selectively connect the output of the analog unit or the output of the digital unit to an output of the monitor switch connectable to a display, including the step of :
- instructing the monitor switch to connect the output of the digital unit to the output of the monitor switch when a pause signal is received by the micro-processor.
- 29. Process for controlling a video cassette recorder according to claim 22, wherein the video cassette recorder further comprises a microprocessor and a monitor switch to selectively connect the output of the analog unit or the output of the digital unit to an output of the monitor switch connectable to a display, including the step of:
- instructing the monitor switch to connect the output of the analog unit to the output of the monitor switch when a search signal is received by the micro-processor.